Volver a Circuitos integrados para comunicación y redes

WIZnet W6300 Hardwired Dual TCP/IP Stack Controllers

WIZnet W6300 Hardwired Dual TCP/IP Stack Controllers are internet controllers that support Quad SPI, a high-speed synchronous interface that can maximize 100Mbps Ethernet communication speed. The W6300 devices are based on WIZnet's Hardware TCP/IP technology that supports IPv4/IPv6 Dual Stack. W6300 controllers are an Embedded internet one-chip controller that supports TCP/IP (such as TCP, UDP, IPv6, IPv4, ICMPv6, ICMPv4, IGMP, ARP, PPPoE), as well as 10 Base-T/ 10 Base-Te/ 100 Base-TX Ethernet PHY, and Ethernet MAC controllers, suitable for high-speed Internet of Things (IoT) device applications.

The WIZnet W6300 provides eight independent hardware sockets, and users can allocate 64KB of memory (TX 32KB, RX 32KB) for Ethernet transmission and reception from 0KB up to 32KB to each socket. In addition, various commands are provided to use ARP, PINGv4, and PINGv6 without using the socket, and users can easily implement IPv6 auto-configuration.

The Target HOST Interface of the W6300 controllers is composed of Quad SPI and Parallel System BUS, and in the case of Quad SPI, it provides Single/Dual/Quad Mode. Finally, the W6300 is available in two types of 48-pin EPAD-LQFP and QFN lead-free packages for low-power designs with features such as Wake On LAN (WOL) and Ethernet PHY Power Down Mode.

Features

  • Supports hardwired TCP/IP protocols (TCP, UDP, IPv6, IPv4, ICMPv6, ICMPv4, IGMP, MLDv1, ARP, and PPPoE)
  • Supports IPv4/IPv6 dual stack
  • Supports 8x independent SOCKETs simultaneously with 32KB memory
  • Supports SOCKET-less commands [ARP, ICMPv6 (ARP, DAD, NA, RS) command for IPv6 auto-configuration and network monitoring (PING, PING6)]
  • Supports Ethernet PHY power down mode and system clock switching for power save
  • Supports wake on LAN over UDP
  • Supports serial and parallel HOST interface [high speed SPI (MODE 0/3), system BUS with 2x address signals and 8-bit data]
  • Internal 32Kbytes memory for TX/ RX buffers
  • Integrated 10BaseT/ 10BaseTe / 100BaseTX Ethernet PHY
  • Supports auto negotiation (full/half duplex, 10- and 100-based)
  • Supports auto-MDIX only in auto-negotiation mode
  • Does not support IP fragmentation and jumbo packets
  • 3V operation with 5V I/O signal tolerance
  • Network indicator LEDs (full/half duplex, link, 10/100 speed, and active)
  • 48-pin EPAD-LQFP and QFN lead-free package options (7mm x 7mm, 0.5mm pitch)

Applications

  • Home network devices
    • Set-top boxes
    • PVRs
    • Digital media adapters
  • Serial-to-Ethernet
    • Access control
    • LED displays
    • Wireless AP relays
  • Parallel-to-Ethernet
    • POS / mini printers
    • Copy machines
  • USB-to-Ethernet
    • Storage devices
    • Network printers
  • GPIO-to-Ethernet (home network sensors)
  • Security systems
    • DVR
    • Network cameras
    • Kiosks
  • Factory and home automation
  • Medical monitoring equipment
  • Embedded servers
  • IoT devices
  • IoT cloud devices

Specifications

  • -0.5V to 4.6V maximum DC supply/input voltage range
  • -0.5V to 3.63V maximum DC output voltage range
  • 20mA maximum DC input current
  • ±10µA maximum input leakage current
  • 40KΩ to 190KΩ pull-up resistor range
  • 30KΩ to 190KΩ pull-down resistor range
  • 580ns typical reset time
  • 60.3ms maximum stable time
  • 75MHz maximum SCLK clock frequency
  • -40°C to +85°C operating temperature range
  • +125°C maximum junction temperature

Block Diagram

Block Diagram - WIZnet W6300 Hardwired Dual TCP/IP Stack Controllers
Publicado: 2025-07-18 | Actualizado: 2025-07-23